%FILENAME%
vtr-9.0.0-1-x86_64.pkg.tar.zst

%NAME%
vtr

%BASE%
vtr

%VERSION%
9.0.0-1

%DESC%
Verilog to Routing -- Open Source CAD Flow for FPGA Research

%CSIZE%
7695515

%ISIZE%
26121924

%SHA256SUM%
75a15f72968861eaebf73fc37b94c7aabde369ffa18b866f4bc59e80d3440504

%PGPSIG%
iQIzBAABCgAdFiEEiJtevd1QWmg2IZANrx0hme8KPM8FAmiKkfIACgkQrx0hme8KPM9tdRAAhskv2o60NVKXsTPl/iieUIgzQU7h6WoEKFABKqdxOIqonl7Zv5TiHvckSPMHGpfXdA8bKb0vsvqzEBgoXI5Vmgegsaz10vb4j1xaSz8mMliz0eI8MJww16BeGnKcEl3vSjPgDifmQy+4m4l50gaMfhukGC/Jwt46bjxY78yqAShGoCGhANYSLvcf2HmyxFmTq3g7wPXGkahD8iP3+v1A/EN8R4jd8Q0vRtT3WcoGt//Y1jZ6blWyTynmtCQFxk1Fy/neecB37A85VL59zXcBElufrYkO1D5xyj5EH2t+XUwufkmPk3ZwPUGLmv3FVbgsaYp2deLVM78tMgQ2+1/uOhwfCHvSyl1juKyZ0gYC96IBGZ+MTAdv+NgaHJf1V1CpmNRTznzqRyvMJtmzEtv/pRx7tPgFvcbLKarXvIEtICOdBu1sQpNpOjFzcVlCniOT/dW3RNlbNdT/M6qRdwlxwS3u4lc68D9oRGrzJHOQ6UqDt3yAwoSIYnMk9VTellC2sE7zxrBPNB3TgHbPGEPcnrldpA46LcmXHZJHCrZHVZvQ/AdRhGjsqvMr1SSxpn1koKmnJxJ2YyrZqSe8M/SJgE/v3hn3joEvukOqlf/trxekDhd/os/YtptJJBWYmkyjnC+O7lfuc2UyaaZAM5AUBHMxDrDNE/0EKK8IuhtlNIo=

%URL%
https://verilogtorouting.org

%LICENSE%
MIT

%ARCH%
x86_64

%BUILDDATE%
1749924375

%PACKAGER%
Antonio Rojas <arojas@archlinux.org>

%DEPENDS%
ctags
tbb

%MAKEDEPENDS%
cmake
wget

