%FILENAME%
vtr-9.0.0-1-x86_64.pkg.tar.zst

%NAME%
vtr

%BASE%
vtr

%VERSION%
9.0.0-1

%DESC%
Verilog to Routing -- Open Source CAD Flow for FPGA Research

%CSIZE%
7695515

%ISIZE%
26121924

%SHA256SUM%
75a15f72968861eaebf73fc37b94c7aabde369ffa18b866f4bc59e80d3440504

%PGPSIG%
iQIzBAABCgAdFiEEiJtevd1QWmg2IZANrx0hme8KPM8FAmrkAWwACgkQrx0hme8KPM/Tjg//b6wB+Hu/hvN/8A0t5IvkyE9UgQ7H5GXzKARb+qmRvBWw0CyA8LMnWWyT3bxFcrXHWFcwJ05ZzYwQkJUTppJlfPFo3A3zfew/hbafsjpqw3Vvnx65TYIqlmQlVMWGtezS+Vl3v7e80vvGi1KLNIo8eJEsknU/N1TCNx05m8LtCJyYAjUVeltZyxtOCG6MI84I4oGIaT+89XQOoIa/lG5F7a9keKH15pdwsPjGkLUvNxtWUhLLyijNsCpQYs4ggdbMHBerSTgw+5JslpYe/aDV0v0bW5IgvRlrQ75DEl6GLIIxJf+vFb5ZG8377VBDSK2SyoHh7iTtAzgs+p43Pow09AD6zXyC2QggmSAOq+XR7kdsxJBzJaxGpfI7U9MHT1JK0VUm0dgAKlShtT4wm6Rc+L5rrfwkt+6nd2ZHCbbAwoGwgGVZ8EPacJanEjZqbOixXkgqKeSEuMW08oPoH9utOapCaJesNg5rVDvQK/mTVjp8SYsPt1ZLMHidIGtcb/ux/Y+ZCrgSjUWdY31gm/pnLwho6LiLVAbAle04Xj3eEG8KoUXM2KMb6Kv/jt+gcSy+j5GujMKkRyOBzj7sOoBBEQ+cEuz+WsY4mCqBGJ1ZrYioBxFpRxXsmg8hFB+G5jLvkXoaDquDlW/hDeYH1TzBki2Qj+qt92uJCIwkgAwSIDE=

%URL%
https://verilogtorouting.org

%LICENSE%
MIT

%ARCH%
x86_64

%BUILDDATE%
1749924375

%PACKAGER%
Antonio Rojas <arojas@archlinux.org>

%DEPENDS%
ctags
tbb

%MAKEDEPENDS%
cmake
wget

